
2011 Microchip Technology Inc.
DS70118J-page 13
dsPIC30F2010
FIGURE 2-1:
PROGRAMMER’S MODEL
TABPAG
PC22
PC0
7
0
D0
D15
Program Counter
Data Table Page Address
STATUS Register
Working Registers
DSP Operand
Registers
W1
W2
W3
W4
W5
W6
W7
W8
W9
W10
W11
W12/DSP Offset
W13/DSP Write-Back
W14/Frame Pointer
W15/Stack Pointer
DSP Address
Registers
AD39
AD0
AD31
DSP
Accumulators
ACCA
ACCB
PSVPAG
7
0
Program Space Visibility Page Address
Z
0
OA
OB
SA
SB
RCOUNT
15
0
REPEAT
Loop Counter
DCOUNT
15
0
DO
Loop Counter
DOSTART
22
0
DO
Loop Start Address
IPL2 IPL1
SPLIM
Stack Pointer Limit Register
AD15
SRL
PUSH.S
Shadow
DO
Shadow
OAB SAB
15
0
Core Configuration Register
Legend
CORCON
DA
DC
RA
N
TBLPAG
PSVPAG
IPL0
OV
W0/WREG
SRH
DO
Loop End Address
DOEND
22
C